riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix broken test when ignoring abc9_flop with init == 1'b1

This commit is contained in:
Eddie Hung 2020-05-13 22:10:24 -07:00
parent 97a0a04314
commit fa31e84112
1 changed files with 0 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
passes/techmap/abc9_ops.cc
View File

@ -213,7 +213,6 @@ void prep_hier(RTLIL::Design *design, bool dff_mode)
if (init != State::S0) { if (init != State::S0) {
log_warning("Module '%s' contains a %s cell with non-zero initial state -- this is not unsupported for ABC9 sequential synthesis. Treating as a blackbox.\n", log_id(derived_module), log_id(derived_cell->type)); log_warning("Module '%s' contains a %s cell with non-zero initial state -- this is not unsupported for ABC9 sequential synthesis. Treating as a blackbox.\n", log_id(derived_module), log_id(derived_cell->type));
derived_module->set_bool_attribute(ID::abc9_flop, false); derived_module->set_bool_attribute(ID::abc9_flop, false);
goto skip_cell;
} }
break; break;
} }
@ -250,8 +249,6 @@ void prep_hier(RTLIL::Design *design, bool dff_mode)
cell->type = derived_type; cell->type = derived_type;
cell->parameters.clear(); cell->parameters.clear();
skip_cell: ;
} }
} }