riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

synth_xilinx to use shregmap with -minlen 3

This commit is contained in:
Eddie Hung 2019-03-25 13:18:55 -07:00
parent 6b90d3cf6c
commit f9fb05cf66
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
techlibs/xilinx/synth_xilinx.cc
View File

@ -114,7 +114,7 @@ struct SynthXilinxPass : public Pass
log(" dff2dffe\n");
log(" opt -full\n");
log(" simplemap t:$dff* (only without -nosrl)\n");
log(" shregmap -tech xilinx (only without -nosrl)\n");
log(" shregmap -tech xilinx -minlen 3 (only without -nosrl)\n");
log(" techmap -map +/techmap.v -map +/xilinx/arith_map.v -map +/xilinx/ff_map.v\n");
log(" opt -fast\n");
log("\n");
@ -267,7 +267,7 @@ struct SynthXilinxPass : public Pass
if (!nosrl) {
Pass::call(design, "simplemap t:$dff*");
Pass::call(design, "shregmap -tech xilinx");
Pass::call(design, "shregmap -tech xilinx -minlen 3");
}
if (vpr) {