riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

mem: only import attributes from ports if the memory doesn't have them yet

This commit is contained in:
N. Engelhardt 2023-10-30 16:30:34 +01:00
parent 080da693d1
commit f9ab6e147a
1 changed files with 6 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
kernel/mem.cc
View File

@ -149,6 +149,7 @@ void Mem::emit() {
wr_port_xlat.push_back(i); wr_port_xlat.push_back(i);
for (auto &port : rd_ports) { for (auto &port : rd_ports) {
for (auto attr: port.attributes) for (auto attr: port.attributes)
if (!cell->has_attribute(attr.first))
cell->attributes.insert(attr); cell->attributes.insert(attr);
if (port.cell) { if (port.cell) {
module->remove(port.cell); module->remove(port.cell);
@ -213,6 +214,7 @@ void Mem::emit() {
cell->setPort(ID::RD_DATA, rd_data); cell->setPort(ID::RD_DATA, rd_data);
for (auto &port : wr_ports) { for (auto &port : wr_ports) {
for (auto attr: port.attributes) for (auto attr: port.attributes)
if (!cell->has_attribute(attr.first))
cell->attributes.insert(attr); cell->attributes.insert(attr);
if (port.cell) { if (port.cell) {
module->remove(port.cell); module->remove(port.cell);
@ -251,6 +253,7 @@ void Mem::emit() {
cell->setPort(ID::WR_DATA, wr_data); cell->setPort(ID::WR_DATA, wr_data);
for (auto &init : inits) { for (auto &init : inits) {
for (auto attr: init.attributes) for (auto attr: init.attributes)
if (!cell->has_attribute(attr.first))
cell->attributes.insert(attr); cell->attributes.insert(attr);
if (init.cell) { if (init.cell) {
module->remove(init.cell); module->remove(init.cell);