riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Move lookup inside if

This commit is contained in:
Eddie Hung 2019-02-15 15:23:26 -08:00
parent 486a270415
commit f8d0134598
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/techmap/abc9.cc
View File

@ -455,9 +455,9 @@ void abc9_module(RTLIL::Design *design, RTLIL::Module *current_module, std::stri
RTLIL::Wire *remap_wire = module->addWire(remap_name(w->name), GetSize(w)); RTLIL::Wire *remap_wire = module->addWire(remap_name(w->name), GetSize(w));
if (markgroups) remap_wire->attributes["\\abcgroup"] = map_autoidx; if (markgroups) remap_wire->attributes["\\abcgroup"] = map_autoidx;
design->select(module, remap_wire); design->select(module, remap_wire);
RTLIL::Wire *wire = module->wire(w->name);
if (w->port_output) { if (w->port_output) {
for (int i = 0; i < GetSize(remap_wire); i++) RTLIL::Wire *wire = module->wire(w->name);
for (int i = 0; i < GetSize(wire); i++)
output_bits.insert({wire, i}); output_bits.insert({wire, i});
} }
} }