riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

SigSpec refactoring: added RTLIL::SigSpec::operator[]

This commit is contained in:
Clifford Wolf 2014-07-22 22:54:03 +02:00
parent e7e30f1c86
commit f80da7b41d
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
kernel/rtlil.h
View File

@ -522,6 +522,9 @@ public:
int size() const { return width_; }
RTLIL::SigBit &operator[](int index) { unpack(); return bits_.at(index); }
const RTLIL::SigBit &operator[](int index) const { unpack(); return bits_.at(index); }
void expand();
void optimize();
RTLIL::SigSpec optimized() const;
@ -540,7 +543,7 @@ public:
void remove_const();
RTLIL::SigSpec extract(RTLIL::SigSpec pattern, RTLIL::SigSpec *other = NULL) const;
RTLIL::SigSpec extract(int offset, int length) const;
RTLIL::SigSpec extract(int offset, int length = 1) const;
void append(const RTLIL::SigSpec &signal);
void append_bit(const RTLIL::SigBit &bit);