riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

nexus: Fix BB sim model 

Signed-off-by: gatecat <gatecat@ds0.me>
This commit is contained in:
gatecat 2022-01-19 16:04:55 +00:00
parent 36482680d5
commit f699c4ba58
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
techlibs/nexus/cells_sim.v
View File

@ -54,8 +54,8 @@ endmodule
// Bidirectional IO buffer // Bidirectional IO buffer
module BB(input T, I, output O, module BB(input T, I, output O,
(* iopad_external_pin *) inout B); (* iopad_external_pin *) inout B);
assign B = T ? 1'bz : O; assign B = T ? 1'bz : I;
assign I = B; assign O = B;
endmodule endmodule
// Input buffer // Input buffer