riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Updated .gitignore file for ilang and verilog frontends

This commit is contained in:
Clifford Wolf 2014-10-15 01:14:38 +02:00
parent c3e9922b5d
commit f65e1c309f
2 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
frontends/ilang/.gitignore vendored
View File

@ -1,4 +1,4 @@
lexer.cc ilang_lexer.cc
parser.output ilang_parser.output
parser.tab.cc ilang_parser.tab.cc
parser.tab.h ilang_parser.tab.h

8
frontends/verilog/.gitignore vendored
View File

@ -1,4 +1,4 @@
lexer.cc verilog_lexer.cc
parser.output verilog_parser.output
parser.tab.cc verilog_parser.tab.cc
parser.tab.h verilog_parser.tab.h