mirror of https://github.com/YosysHQ/yosys.git
Add skeleton Yosys-Libero igloo2 example project
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
parent
17ceab92a9
commit
f589ce86ba
|
@ -0,0 +1,2 @@
|
||||||
|
/example.edn
|
||||||
|
/work
|
|
@ -0,0 +1,22 @@
|
||||||
|
module top (
|
||||||
|
input clk,
|
||||||
|
output LED1,
|
||||||
|
output LED2,
|
||||||
|
output LED3,
|
||||||
|
output LED4,
|
||||||
|
output LED5
|
||||||
|
);
|
||||||
|
|
||||||
|
localparam BITS = 5;
|
||||||
|
localparam LOG2DELAY = 22;
|
||||||
|
|
||||||
|
reg [BITS+LOG2DELAY-1:0] counter = 0;
|
||||||
|
reg [BITS-1:0] outcnt;
|
||||||
|
|
||||||
|
always @(posedge clk) begin
|
||||||
|
counter <= counter + 1;
|
||||||
|
outcnt <= counter >> LOG2DELAY;
|
||||||
|
end
|
||||||
|
|
||||||
|
assign {LED1, LED2, LED3, LED4, LED5} = outcnt ^ (outcnt >> 1);
|
||||||
|
endmodule
|
|
@ -0,0 +1,2 @@
|
||||||
|
read_verilog example.v
|
||||||
|
synth_sf2 -top top -edif example.edn
|
|
@ -0,0 +1,4 @@
|
||||||
|
#!/bin/bash
|
||||||
|
set -ex
|
||||||
|
rm -rf work
|
||||||
|
LM_LICENSE_FILE=1702@`hostname` /opt/microsemi/Libero_SoC_v11.9/Libero/bin/libero SCRIPT:libero.tcl
|
|
@ -0,0 +1,14 @@
|
||||||
|
# Run with "libero SCRIPT:libero.tcl"
|
||||||
|
|
||||||
|
new_project \
|
||||||
|
-name top \
|
||||||
|
-location work \
|
||||||
|
-family IGLOO2 \
|
||||||
|
-die PA4MGL500 \
|
||||||
|
-package tq144 \
|
||||||
|
-speed -1 \
|
||||||
|
-hdl VERILOG
|
||||||
|
|
||||||
|
import_files -edif {example.edn}
|
||||||
|
run_tool –name {COMPILE}
|
||||||
|
run_tool –name {PLACEROUTEN}
|
Loading…
Reference in New Issue