riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed gcc compiler warnings with release build

This commit is contained in:
Clifford Wolf 2014-02-06 22:49:14 +01:00
parent 0192f1c66e
commit f4f230d7cc
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
backends/btor/btor.cc
View File

@ -487,7 +487,7 @@ struct BtorDumper
int l1_width = cell->parameters.at(RTLIL::IdString("\\A_WIDTH")).as_int(); int l1_width = cell->parameters.at(RTLIL::IdString("\\A_WIDTH")).as_int();
int l2_width = cell->parameters.at(RTLIL::IdString("\\B_WIDTH")).as_int(); int l2_width = cell->parameters.at(RTLIL::IdString("\\B_WIDTH")).as_int();
assert(l1_signed == l2_signed); log_assert(l1_signed == l2_signed);
l1_width = l1_width > output_width ? l1_width : output_width; l1_width = l1_width > output_width ? l1_width : output_width;
l1_width = l1_width > l2_width ? l1_width : l2_width; l1_width = l1_width > l2_width ? l1_width : l2_width;
l2_width = l2_width > l1_width ? l2_width : l1_width; l2_width = l2_width > l1_width ? l2_width : l1_width;

2
frontends/ast/simplify.cc
View File

@ -1602,7 +1602,7 @@ void AstNode::mem2reg_as_needed_pass1(std::map<AstNode*, std::set<std::string>>
if (proc_flags_p) { if (proc_flags_p) {
for (auto it : *proc_flags_p) for (auto it : *proc_flags_p)
assert((it.second & ~0xff000000) == 0); log_assert((it.second & ~0xff000000) == 0);
delete proc_flags_p; delete proc_flags_p;
} }
} }