riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Indentation conventions

This commit is contained in:
Sahand Kashani 2020-03-23 09:01:17 +01:00
parent 566e08485a
commit f48fb26c0f
1 changed files with 6 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
backends/firrtl/firrtl.cc
View File

@ -107,10 +107,10 @@ std::string getFileinfo(const dict<RTLIL::IdString, RTLIL::Const> &attributes)
}
}
std::string fileinfo_str = fileinfo.str();
fileinfo_str.erase(std::remove(fileinfo_str.begin(), fileinfo_str.end(), '\"'), fileinfo_str.end());
std::string fileinfo_str = fileinfo.str();
fileinfo_str.erase(std::remove(fileinfo_str.begin(), fileinfo_str.end(), '\"'), fileinfo_str.end());
return fileinfo_str;
return fileinfo_str;
}
// Get a port direction with respect to a specific module.
@ -263,9 +263,10 @@ struct FirrtlWorker
if (this->width == 0) {
log_error("Memory %s has zero width%s\n", this->name.c_str(), this->atLine());
}
}
}
// We need a default constructor for the dict insert.
memory() : pCell(0), read_latency(0), write_latency(1), init_file(""), init_file_srcFileSpec(""){}
memory() : pCell(0), read_latency(0), write_latency(1), init_file(""), init_file_srcFileSpec(""){}
const char *atLine() {
if (srcLine == "") {