riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed performance bug in object hashing

This commit is contained in:
Clifford Wolf 2014-12-28 19:03:18 +01:00
parent 89723a45cf
commit f3a97b75c7
2 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
kernel/rtlil.cc
View File

@ -236,7 +236,7 @@ void RTLIL::Selection::optimize(RTLIL::Design *design)
RTLIL::Design::Design()
{
unsigned int hashidx_count = 0;
static unsigned int hashidx_count = 0;
hashidx_ = hashidx_count++;
refcount_modules_ = 0;
@ -450,7 +450,7 @@ std::vector<RTLIL::Module*> RTLIL::Design::selected_whole_modules_warn() const
RTLIL::Module::Module()
{
unsigned int hashidx_count = 0;
static unsigned int hashidx_count = 0;
hashidx_ = hashidx_count++;
design = nullptr;
@ -1741,7 +1741,7 @@ RTLIL::Cell* RTLIL::Module::addDlatchsrGate(RTLIL::IdString name, RTLIL::SigSpec
RTLIL::Wire::Wire()
{
unsigned int hashidx_count = 0;
static unsigned int hashidx_count = 0;
hashidx_ = hashidx_count++;
module = nullptr;
@ -1755,7 +1755,7 @@ RTLIL::Wire::Wire()
RTLIL::Memory::Memory()
{
unsigned int hashidx_count = 0;
static unsigned int hashidx_count = 0;
hashidx_ = hashidx_count++;
width = 1;
@ -1764,7 +1764,7 @@ RTLIL::Memory::Memory()
RTLIL::Cell::Cell() : module(nullptr)
{
unsigned int hashidx_count = 0;
static unsigned int hashidx_count = 0;
hashidx_ = hashidx_count++;
}

2
kernel/rtlil.h
View File

@ -712,7 +712,7 @@ struct RTLIL::Monitor
unsigned int hash() const { return hashidx_; }
Monitor() {
unsigned int hashidx_count = 0;
static unsigned int hashidx_count = 0;
hashidx_ = hashidx_count++;
}