riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Bugfix in partsel.v signed indices test cases 

Signed-off-by: Claire Wolf <claire@symbioticeda.com>
This commit is contained in:
Claire Wolf 2020-05-01 17:26:07 +02:00
parent 88185f8959
commit f38d76efbf
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
tests/simple/partsel.v
View File

@ -89,7 +89,7 @@ module partsel_test005 (
endmodule endmodule
module partsel_test006 ( module partsel_test006 (
input [31:0] din, input [31:-32] din,
input signed [4:0] n, input signed [4:0] n,
output reg [31:-32] dout output reg [31:-32] dout
); );
@ -101,7 +101,7 @@ endmodule
module partsel_test007 ( module partsel_test007 (
input [31:0] din, input [31:-32] din,
input signed [4:0] n, input signed [4:0] n,
output reg [31:-32] dout output reg [31:-32] dout
); );