riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Cleanups in igloo2 example design 

Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2019-01-17 14:54:04 +01:00
parent db5765b443
commit f3556e9f7a
6 changed files with 4 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

0
examples/igloo2/example.fp.pdc
View File

0
examples/igloo2/example.io.pdc
View File

1
examples/igloo2/example.pdc Normal file
View File

@ -0,0 +1 @@
# Add placement constraints here

1
examples/igloo2/example.sdc
View File

@ -0,0 +1 @@
# Add timing constraints here

3
examples/igloo2/example.ys
View File

@ -1,3 +0,0 @@
read_verilog example.v
synth_sf2 -top example -edif netlist.edn
write_verilog netlist.vm

6
examples/igloo2/libero.tcl
View File

@ -14,14 +14,12 @@ new_project \
import_files -hdl_source {netlist.vm} import_files -hdl_source {netlist.vm}
import_files -sdc {example.sdc} import_files -sdc {example.sdc}
import_files -io_pdc {example.io.pdc} import_files -io_pdc {example.pdc}
import_files -fp_pdc {example.fp.pdc}
set_option -synth 0 set_option -synth 0
organize_tool_files -tool PLACEROUTE \ organize_tool_files -tool PLACEROUTE \
-file {proj/constraint/example.sdc} \ -file {proj/constraint/example.sdc} \
-file {proj/constraint/io/example.io.pdc} \ -file {proj/constraint/io/example.pdc} \
-file {proj/constraint/fp/example.fp.pdc} \
-input_type constraint -input_type constraint
organize_tool_files -tool VERIFYTIMING \ organize_tool_files -tool VERIFYTIMING \