mirror of https://github.com/YosysHQ/yosys.git
Cleanups in igloo2 example design
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
parent
db5765b443
commit
f3556e9f7a
|
@ -0,0 +1 @@
|
|||
# Add placement constraints here
|
|
@ -0,0 +1 @@
|
|||
# Add timing constraints here
|
|
@ -1,3 +0,0 @@
|
|||
read_verilog example.v
|
||||
synth_sf2 -top example -edif netlist.edn
|
||||
write_verilog netlist.vm
|
|
@ -14,14 +14,12 @@ new_project \
|
|||
|
||||
import_files -hdl_source {netlist.vm}
|
||||
import_files -sdc {example.sdc}
|
||||
import_files -io_pdc {example.io.pdc}
|
||||
import_files -fp_pdc {example.fp.pdc}
|
||||
import_files -io_pdc {example.pdc}
|
||||
set_option -synth 0
|
||||
|
||||
organize_tool_files -tool PLACEROUTE \
|
||||
-file {proj/constraint/example.sdc} \
|
||||
-file {proj/constraint/io/example.io.pdc} \
|
||||
-file {proj/constraint/fp/example.fp.pdc} \
|
||||
-file {proj/constraint/io/example.pdc} \
|
||||
-input_type constraint
|
||||
|
||||
organize_tool_files -tool VERIFYTIMING \
|
||||
|
|
Loading…
Reference in New Issue