riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

abc9_ops -prep_dff cope with lack of holes module

This commit is contained in:
Eddie Hung 2019-12-30 22:58:39 -08:00
parent a367f703ea
commit f1bf44ae8f
1 changed files with 38 additions and 38 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/techmap/abc9_ops.cc
View File

@ -137,8 +137,7 @@ void prep_dff(RTLIL::Module *module)
} }
RTLIL::Module *holes_module = design->module(stringf("%s$holes", module->name.c_str())); RTLIL::Module *holes_module = design->module(stringf("%s$holes", module->name.c_str()));
log_assert(holes_module); if (holes_module) {
dict<SigSig, SigSig> replace; dict<SigSig, SigSig> replace;
for (auto it = holes_module->cells_.begin(); it != holes_module->cells_.end(); ) { for (auto it = holes_module->cells_.begin(); it != holes_module->cells_.end(); ) {
auto cell = it->second; auto cell = it->second;
@ -180,6 +179,7 @@ void prep_dff(RTLIL::Module *module)
conn = it->second; conn = it->second;
} }
} }
}
void prep_holes(RTLIL::Module *module) void prep_holes(RTLIL::Module *module)
{ {