riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed missing semicolon

This commit is contained in:
Andrew Zonenberg 2016-04-09 01:18:02 -07:00
parent c1b8d3b580
commit f1679936fe
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/greenpak4/cells_sim.v
View File

@ -124,7 +124,7 @@ module GP_RCOSC(input PWRDN, output reg CLKOUT_PREDIV, output reg CLKOUT_FABRIC)
parameter AUTO_PWRDN = 0;
parameter PRE_DIV = 1;
parameter FABRIC_DIV = 1;
parameter OSC_FREQ = "25k"
parameter OSC_FREQ = "25k";
initial CLKOUT_PREDIV = 0;
initial CLKOUT_FABRIC = 0;