riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Improve unused-detection for opt_clean driver-driver conflict warning 

Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2019-05-03 09:12:10 +02:00
parent e5cb9435a0
commit f12e1155f1
1 changed files with 29 additions and 21 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

28
passes/opt/opt_clean.cc
View File

@ -97,7 +97,8 @@ void rmunused_module_cells(Module *module, bool verbose)
for (auto &it : module->cells_) { for (auto &it : module->cells_) {
Cell *cell = it.second; Cell *cell = it.second;
for (auto &it2 : cell->connections()) { for (auto &it2 : cell->connections()) {
if (!ct_all.cell_known(cell->type) || ct_all.cell_output(cell->type, it2.first)) if (ct_all.cell_known(cell->type) && !ct_all.cell_output(cell->type, it2.first))
continue;
for (auto raw_bit : it2.second) { for (auto raw_bit : it2.second) {
if (raw_bit.wire == nullptr) if (raw_bit.wire == nullptr)
continue; continue;
@ -109,9 +110,6 @@ void rmunused_module_cells(Module *module, bool verbose)
if (bit.wire != nullptr) if (bit.wire != nullptr)
wire2driver[bit].insert(cell); wire2driver[bit].insert(cell);
} }
if (!ct_all.cell_known(cell->type) || ct_all.cell_input(cell->type, it2.first))
for (auto raw_bit : it2.second)
used_raw_bits.insert(raw_bit);
} }
if (keep_cache.query(cell)) if (keep_cache.query(cell))
queue.insert(cell); queue.insert(cell);
@ -130,12 +128,6 @@ void rmunused_module_cells(Module *module, bool verbose)
} }
} }
for (auto it : driver_driver_logs) {
if (used_raw_bits.count(it.first))
for (auto msg : it.second)
log_warning("%s\n", msg.c_str());
}
while (!queue.empty()) while (!queue.empty())
{ {
pool<SigBit> bits; pool<SigBit> bits;
@ -161,6 +153,22 @@ void rmunused_module_cells(Module *module, bool verbose)
module->remove(cell); module->remove(cell);
count_rm_cells++; count_rm_cells++;
} }
for (auto &it : module->cells_) {
Cell *cell = it.second;
for (auto &it2 : cell->connections()) {
if (ct_all.cell_known(cell->type) && !ct_all.cell_input(cell->type, it2.first))
continue;
for (auto raw_bit : it2.second)
used_raw_bits.insert(raw_bit);
}
}
for (auto it : driver_driver_logs) {
if (used_raw_bits.count(it.first))
for (auto msg : it.second)
log_warning("%s\n", msg.c_str());
}
} }
int count_nontrivial_wire_attrs(RTLIL::Wire *w) int count_nontrivial_wire_attrs(RTLIL::Wire *w)