riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

preserve VCD mangled names

This commit is contained in:
Miodrag Milanovic 2022-01-28 14:10:39 +01:00
parent 72acce0c82
commit f0f3c81c56
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
kernel/fstdata.cc
View File

@ -42,7 +42,7 @@ fstHandle FstData::getHandle(std::string name) {
if (name_to_handle.find(name) != name_to_handle.end()) if (name_to_handle.find(name) != name_to_handle.end())
return name_to_handle[name]; return name_to_handle[name];
else else
log("Not found key %s\n", name.c_str()); log_warning("Unable to found wire %s in input file.\n", name.c_str());
return 0; return 0;
}; };
@ -87,6 +87,8 @@ void FstData::extractVarNames()
if(c==' ') break; if(c==' ') break;
clean_name += c; clean_name += c;
} }
if (clean_name[0]=='\\')
clean_name = clean_name.substr(1);
//log("adding %s.%s\n",var.scope.c_str(), clean_name.c_str()); //log("adding %s.%s\n",var.scope.c_str(), clean_name.c_str());
name_to_handle[var.scope+"."+clean_name] = h->u.var.handle; name_to_handle[var.scope+"."+clean_name] = h->u.var.handle;