riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed typo in RTLIL::Module::{addSshl,addSshr}

This commit is contained in:
Clifford Wolf 2014-03-15 22:52:10 +01:00
parent 0ebee4c8e7
commit ef1795a1e8
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
kernel/rtlil.cc
View File

@ -893,8 +893,8 @@ DEF_METHOD(addXor, "$xor")
DEF_METHOD(addXnor, "$xnor")
DEF_METHOD(addShl, "$shl")
DEF_METHOD(addShr, "$shr")
DEF_METHOD(addSshl, "$Sshl")
DEF_METHOD(addSshr, "$Sshr")
DEF_METHOD(addSshl, "$sshl")
DEF_METHOD(addSshr, "$sshr")
DEF_METHOD(addLt, "$lt")
DEF_METHOD(addLe, "$le")
DEF_METHOD(addEq, "$eq")