riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

simlib: Add `$buf` disclaimer

This commit is contained in:
Martin Povišer 2024-09-17 10:46:07 +02:00
parent e13ace675e
commit eeffca9470
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
techlibs/common/simlib.v
View File

@ -91,7 +91,9 @@ endmodule
//- //-
//- $buf (A, Y) //- $buf (A, Y)
//- //-
//- A simple coarse-grain buffer cell type. //- A simple coarse-grain buffer cell type for the experimental buffered-normalized
//- mode. Note this cell does't get removed by 'opt_clean' and is not recommended
//- for general use.
//- //-
module \$buf (A, Y); module \$buf (A, Y);