riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed signdness detection of expressions with bit- and part-selects

This commit is contained in:
Clifford Wolf 2014-07-28 10:10:08 +02:00
parent c469be883b
commit ee65dea738
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
frontends/ast/genrtlil.cc
View File

@ -599,6 +599,7 @@ void AstNode::detectSignWidthWorker(int &width_hint, bool &sign_hint, bool *foun
delete right_at_zero_ast;
} else
this_width = range->range_left - range->range_right + 1;
sign_hint = false;
} else
width_hint = std::max(width_hint, this_width);
if (!id_ast->is_signed)