riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

More changes to techlibs/common/simlib.v for LEC

This commit is contained in:
Clifford Wolf 2014-01-31 11:21:29 +01:00
parent 36a808c572
commit ed8ad99960
1 changed files with 11 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
techlibs/common/simlib.v
View File

@ -1124,14 +1124,19 @@ task tr_fetch;
endtask endtask
always @(posedge pos_clk, posedge pos_arst) begin always @(posedge pos_clk, posedge pos_arst) begin
if (pos_arst) if (pos_arst) begin
state_tmp = STATE_TABLE[STATE_BITS*(STATE_RST+1)-1:STATE_BITS*STATE_RST]; state_tmp = STATE_TABLE[STATE_BITS*(STATE_RST+1)-1:STATE_BITS*STATE_RST];
else for (i = 0; i < STATE_BITS; i = i+1)
if (state_tmp[i] === 1'bz)
state_tmp[i] = 0;
state <= state_tmp;
end else begin
state_tmp = next_state; state_tmp = next_state;
for (i = 0; i < STATE_BITS; i = i+1) for (i = 0; i < STATE_BITS; i = i+1)
if (state_tmp[i] === 1'bz) if (state_tmp[i] === 1'bz)
state_tmp[i] = 0; state_tmp[i] = 0;
state <= state_tmp; state <= state_tmp;
end
end end
always @(state, CTRL_IN) begin always @(state, CTRL_IN) begin