riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed sign propagation in bit-wise operators

This commit is contained in:
Clifford Wolf 2013-07-09 23:53:55 +02:00
parent 5dab327b30
commit ed62fcdbe2
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
frontends/ast/genrtlil.cc
View File

@ -896,6 +896,7 @@ RTLIL::SigSpec AstNode::genRTLIL(int width_hint, bool sign_hint)
int width = std::max(left.width, right.width); int width = std::max(left.width, right.width);
if (width_hint > 0) if (width_hint > 0)
width = width_hint; width = width_hint;
is_signed = children[0]->is_signed && children[1]->is_signed;
return binop2rtlil(this, type_name, width, left, right); return binop2rtlil(this, type_name, width, left, right);
} }