riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix wire numbering

This commit is contained in:
Eddie Hung 2019-04-16 14:53:01 -07:00
parent 43cd047fb9
commit ece5c3ab38
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
backends/aiger/xaiger.cc
View File

@ -589,11 +589,12 @@ struct XAigerWriter
if (cell->input(c.first)) { if (cell->input(c.first)) {
box_inputs += c.second.size(); box_inputs += c.second.size();
if (holes_cell) { if (holes_cell) {
holes_wire = holes_module->wire(stringf("\\i%d", num_inputs++)); holes_wire = holes_module->wire(stringf("\\i%d", num_inputs));
if (!holes_wire) { if (!holes_wire) {
holes_wire = holes_module->addWire(stringf("\\i%d", num_inputs)); holes_wire = holes_module->addWire(stringf("\\i%d", num_inputs));
holes_wire->port_input = true; holes_wire->port_input = true;
} }
++num_inputs;
holes_cell->setPort(c.first, holes_wire); holes_cell->setPort(c.first, holes_wire);
} }
} }