riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added support for macros as include file names

This commit is contained in:
Clifford Wolf 2016-11-28 14:50:17 +01:00
parent c7f6fb6e17
commit ecdc22b06c
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
frontends/verilog/preproc.cc
View File

@ -292,6 +292,8 @@ std::string frontend_verilog_preproc(std::istream &f, std::string filename, cons
if (tok == "`include") {
skip_spaces();
std::string fn = next_token(true);
while (fn.size() > 1 && fn[0] == '`' && defines_map.count(fn.substr(1)) > 0)
fn = defines_map.at(fn.substr(1));
while (1) {
size_t pos = fn.find('"');
if (pos == std::string::npos)