riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #1555 from antmicro/fix-macc-xilinx-test 

tests: arch: xilinx: Change order of arguments in macc.sh
This commit is contained in:
Eddie Hung 2019-12-06 23:04:04 -08:00 committed by GitHub
parent 7dece7955e dcb30b5f4a
commit ecb0c68f07
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tests/arch/xilinx/macc.sh
View File

@ -1,3 +1,3 @@
../../../yosys -qp "synth_xilinx -top macc2; rename -top macc2_uut" macc.v -o macc_uut.v
../../../yosys -qp "synth_xilinx -top macc2; rename -top macc2_uut" -o macc_uut.v macc.v
iverilog -o test_macc macc_tb.v macc_uut.v macc.v ../../../techlibs/xilinx/cells_sim.v
vvp -N ./test_macc