riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Rename abc9.cc -> abc9_techmap.cc

This commit is contained in:
Eddie Hung 2019-12-28 03:16:28 -08:00
parent 9e6632c40a
commit ec25394808
2 changed files with 6 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
passes/techmap/Makefile.inc
View File

@ -8,6 +8,7 @@ OBJS += passes/techmap/libparse.o
ifeq ($(ENABLE_ABC),1)
OBJS += passes/techmap/abc.o
OBJS += passes/techmap/abc9.o
OBJS += passes/techmap/abc9_techmap.o
ifneq ($(ABCEXTERNAL),)
passes/techmap/abc.o: CXXFLAGS += -DABCEXTERNAL='"$(ABCEXTERNAL)"'
passes/techmap/abc9.o: CXXFLAGS += -DABCEXTERNAL='"$(ABCEXTERNAL)"'

10
passes/techmap/abc9.cc → passes/techmap/abc9_techmap.cc
View File

@ -430,7 +430,7 @@ void abc9_module(RTLIL::Design *design, RTLIL::Module *current_module, std::stri
design->selection_stack.pop_back();
log_header(design, "Executing ABC9.\n");
log_header(design, "Executing ABC9_MAP.\n");
if (!lut_costs.empty()) {
buffer = stringf("%s/lutdefs.txt", tempdir_name.c_str());
@ -812,13 +812,13 @@ clone_lut:
log_pop();
}
struct Abc9Pass : public Pass {
Abc9Pass() : Pass("abc9", "use ABC9 for technology mapping") { }
struct Abc9TechmapPass : public Pass {
Abc9TechmapPass() : Pass("abc9_map", "use ABC9 for technology mapping") { }
void help() YS_OVERRIDE
{
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
log("\n");
log(" abc9 [options] [selection]\n");
log(" abc9_map [options] [selection]\n");
log("\n");
log("This pass uses the ABC tool [1] for technology mapping of yosys's internal gate\n");
log("library to a target architecture.\n");
@ -1305,6 +1305,6 @@ struct Abc9Pass : public Pass {
log_pop();
}
} Abc9Pass;
} Abc9TechmapPass;
PRIVATE_NAMESPACE_END