riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Impulse does not support these types but NG-ULTRA architecture does

This commit is contained in:
Miodrag Milanovic 2024-06-24 11:06:41 +02:00
parent 7601dc740b
commit eb30be6189
2 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
techlibs/nanoxplore/brams.txt
View File

@ -9,7 +9,7 @@ ram block $__NX_RAM_ {
abits 14;
widths 2 per_port;
}
ifdef IS_NG_LARGE {
ifndef IS_NG_MEDIUM {
option "STD_MODE" "NOECC_16kx3" {
abits 14;
widths 3 per_port;
@ -20,7 +20,7 @@ ram block $__NX_RAM_ {
abits 13;
widths 4 per_port;
}
ifdef IS_NG_LARGE {
ifndef IS_NG_MEDIUM {
option "STD_MODE" "NOECC_8kx6" {
abits 13;
widths 6 per_port;

4
techlibs/nanoxplore/synth_nanoxplore.cc
View File

@ -264,8 +264,8 @@ struct SynthNanoXplorePass : public ScriptPass
if (check_label("map_ram"))
{
std::string args = "";
if (family == "large")
args += " -D IS_NG_LARGE";
if (family == "medium")
args += " -D IS_NG_MEDIUM";
if (nobram)
args += " -no-auto-block";
if (norfram)