riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

select: do not select black/white boxes by default, '=' prefix to do so

This commit is contained in:
Eddie Hung 2020-04-22 10:15:56 -07:00
parent d834cc7afb
commit eaa5a3e786
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
passes/cmds/select.cc
View File

@ -761,10 +761,10 @@ static void select_stmt(RTLIL::Design *design, std::string arg, bool disable_emp
return;
}
bool select_blackboxes = true;
bool select_blackboxes = false;
if (arg.substr(0, 1) == "=") {
arg = arg.substr(1);
select_blackboxes = false;
select_blackboxes = true;
}
if (!design->selected_active_module.empty()) {
@ -1113,6 +1113,9 @@ struct SelectPass : public Pass {
log(" <obj_pattern>\n");
log(" select the specified object(s) from the current module\n");
log("\n");
log("Prefix the following patterns with '=' if the pattern should match black-/\n");
log("white-box modules and their contents.\n");
log("\n");
log("A <mod_pattern> can be a module name, wildcard expression (*, ?, [..])\n");
log("matching module names, or one of the following:\n");
log("\n");
@ -1124,9 +1127,6 @@ struct SelectPass : public Pass {
log(" all modules with a name matching the given pattern\n");
log(" (i.e. 'N:' is optional as it is the default matching rule)\n");
log("\n");
log("Prefix the pattern with '=' if the pattern should not match blackbox\n");
log("modules and their content.\n");
log("\n");
log("An <obj_pattern> can be an object name, wildcard expression, or one of\n");
log("the following:\n");
log("\n");