riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

greenpak4: Fixed another typo

This commit is contained in:
Andrew Zonenberg 2016-12-15 07:16:26 +08:00
parent 58da621ac3
commit ea787e6be3
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/greenpak4/cells_sim.v
View File

@ -137,7 +137,7 @@ module GP_DCMPREF(output OUT);
wire[7:0] OUT = REF_VAL;
endmodule
module GP_DCMPMUX(input SEL, input IN0, input IN1, input IN2, input IN3, output OUT)
module GP_DCMPMUX(input SEL, input IN0, input IN1, input IN2, input IN3, output OUT);
wire[1:0] SEL;
wire[7:0] IN0;
wire[7:0] IN1;