riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Make unextend a udata

This commit is contained in:
Eddie Hung 2019-09-11 13:06:49 -07:00
parent d232e6a6cd
commit e9eb855d38
1 changed files with 2 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
passes/pmgen/xilinx_dsp.pmg
View File

@ -1,6 +1,6 @@
pattern xilinx_dsp
state <std::function<SigSpec(const SigSpec&)>> unextend
udata <std::function<SigSpec(const SigSpec&)>> unextend
state <SigBit> clock
state <SigSpec> sigA sigffAcemuxY sigB sigffBcemuxY sigC sigffCcemuxY sigD sigffDcemuxY sigM sigP
state <IdString> postAddAB postAddMuxAB
@ -23,7 +23,7 @@ match dsp
select dsp->type.in(\DSP48E1)
endmatch
code unextend sigA sigB sigC sigD sigM
code sigA sigB sigC sigD sigM
unextend = [](const SigSpec &sig) {
int i;
for (i = GetSize(sig)-1; i > 0; i--)
@ -396,7 +396,6 @@ endcode
subpattern out_dffe
arg argD argQ clock
arg unextend
code
dff = nullptr;