riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Indenting fixes in gowin sim cell lib

This commit is contained in:
Clifford Wolf 2016-11-08 18:54:00 +01:00
parent 97ac77513f
commit e9d73d2ee0
1 changed files with 28 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
techlibs/gowin/cells_sim.v
View File

@ -25,12 +25,16 @@ module LUT4(output F, input I0, I1, I2, I3);
endmodule endmodule
module DFF (output reg Q, input CLK, D); module DFF (output reg Q, input CLK, D);
always @(posedge C) parameter [0:0] INIT = 1'b0;
initial Q = INIT;
always @(posedge CLK)
Q <= D; Q <= D;
endmodule endmodule
module DFFN (output reg Q, input CLK, D); module DFFN (output reg Q, input CLK, D);
always @(negedge C) parameter [0:0] INIT = 1'b0;
initial Q = INIT;
always @(negedge CLK)
Q <= D; Q <= D;
endmodule endmodule
@ -49,3 +53,7 @@ endmodule
module OBUF(output O, input I); module OBUF(output O, input I);
assign O = I; assign O = I;
endmodule endmodule
module GSR (input GSRI);
wire GSRO = GSRI;
endmodule