riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge branch 'master' of github.com:YosysHQ/yosys

This commit is contained in:
Clifford Wolf 2019-03-07 22:44:50 -08:00
parent a330c68363 df0598f455
commit e9b34ad5c0
6 changed files with 12 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
examples/anlogic/.gitignore vendored
View File

@ -2,3 +2,6 @@ demo.bit
demo_phy.area demo_phy.area
full.v full.v
*.log *.log
*.h
*.tde
*.svf

1
examples/anlogic/README
View File

@ -10,4 +10,3 @@ set TD_HOME env variable to the full path to the TD <TD Install Directory> as fo
export TD_HOME=<TD Install Directory> export TD_HOME=<TD Install Directory>
then run "bash build.sh" in this directory. then run "bash build.sh" in this directory.

2
examples/anlogic/build.tcl
View File

@ -8,4 +8,4 @@ pack
place place
route route
report_area -io_info -file demo_phy.area report_area -io_info -file demo_phy.area
bitgen -bit demo.bit -version 0X00 -g ucode:00000000000000000000000000000000 bitgen -bit demo.bit -version 0X0000 -svf demo.svf -svf_comment_on -g ucode:00000000000000000000000000000000