mirror of https://github.com/YosysHQ/yosys.git
Add dff2ff.v techmap file
This commit is contained in:
parent
c365e33fd7
commit
e7a984a4df
|
@ -24,5 +24,6 @@ $(eval $(call add_share_file,share,techlibs/common/simcells.v))
|
|||
$(eval $(call add_share_file,share,techlibs/common/techmap.v))
|
||||
$(eval $(call add_share_file,share,techlibs/common/pmux2mux.v))
|
||||
$(eval $(call add_share_file,share,techlibs/common/adff2dff.v))
|
||||
$(eval $(call add_share_file,share,techlibs/common/dff2ff.v))
|
||||
$(eval $(call add_share_file,share,techlibs/common/cells.lib))
|
||||
|
||||
|
|
|
@ -0,0 +1,14 @@
|
|||
(* techmap_celltype = "$dff" *)
|
||||
module dff2ff (CLK, D, Q);
|
||||
parameter WIDTH = 1;
|
||||
parameter CLK_POLARITY = 1;
|
||||
|
||||
input CLK;
|
||||
input [WIDTH-1:0] D;
|
||||
output reg [WIDTH-1:0] Q;
|
||||
|
||||
wire [1023:0] _TECHMAP_DO_ = "proc;;";
|
||||
|
||||
always @($global_clock)
|
||||
Q <= D;
|
||||
endmodule
|
Loading…
Reference in New Issue