riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

tests: add testcases from #1876

This commit is contained in:
Eddie Hung 2020-04-14 12:39:10 -07:00
parent 9b4dab397e
commit e7121cc15c
1 changed files with 60 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

60
tests/various/bug1876.ys Normal file
View File

@ -0,0 +1,60 @@
read_verilog <<EOT
module expression_00032(b5, y15);
input signed [5:0] b5;
output [3:0] y15;
assign y15 = (0 ? b5 : b5) > 0;
endmodule
EOT
design -reset
read_verilog <<EOT
module expression_00057(a0, a1, a2, a3, a4, a5, b0, b1, b2, b3, b4, b5, y8);
input [3:0] a0;
input [4:0] a1;
input [5:0] a2;
input signed [3:0] a3;
input signed [4:0] a4;
input signed [5:0] a5;
input [3:0] b0;
input [4:0] b1;
input [5:0] b2;
input signed [3:0] b3;
input signed [4:0] b4;
input signed [5:0] b5;
output [5:0] y8;
localparam signed [4:0] p4 = ((2'd3)||(-4'sd1));
localparam signed [3:0] p9 = {3{(((2'sd0)^~(5'd20))>((-3'sd0)>>(4'sd2)))}};
assign y8 = (-(!($signed({3{p9}})<(p4?b4:b5))));
endmodule
EOT
design -reset
read_verilog <<EOT
module expression_00354(a0, a1, a2, a3, a4, a5, b0, b1, b2, b3, b4, b5, y4);
input [3:0] a0;
input [4:0] a1;
input [5:0] a2;
input signed [3:0] a3;
input signed [4:0] a4;
input signed [5:0] a5;
input [3:0] b0;
input [4:0] b1;
input [5:0] b2;
input signed [3:0] b3;
input signed [4:0] b4;
input signed [5:0] b5;
output wire signed [4:0] y4;
localparam signed [4:0] p10 = ((3'd0)?(2'd1):(-2'sd1));
assign y4 = ((p10?a4:b4)&$signed(b3));
endmodule
EOT