riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update help text

This commit is contained in:
Eddie Hung 2019-09-10 16:35:10 -07:00
parent d30b2a6d7e
commit e64e650f9c
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
passes/pmgen/xilinx_dsp.cc
View File

@ -495,9 +495,9 @@ struct XilinxDspPass : public Pass {
log("input will be folded into the DSP. In this scenario only, the 'C' input can be\n");
log("used to override the existing accumulation result with a new value.\n");
log("\n");
log("'PCOUT' -> 'PCIN' cascading is detected for 'P' -> 'C' connections, where 'P' is\n");
log("is right-shifted by 18-bits and used as an input to the post-adder (a common\n");
log("pattern for summing partial products).\n");
log("Use of the dedicated 'PCOUT' -> 'PCIN' path is detected for 'P' -> 'C' connections\n");
log("where 'P' is right-shifted by 18-bits and used as an input to the post-adder (a\n");
log("pattern common for summing partial products to implement wide multiplies).\n");
log("\n");
log("Not currently supported: reset (RST*) inputs on any register.\n");
log("\n");