riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Actually, there might not be any harm in updating sigmap...

This commit is contained in:
Eddie Hung 2019-06-20 17:03:05 -07:00
parent 9c61fb0e0c
commit e63324f5ef
1 changed files with 1 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/techmap/shregmap.cc
View File

@ -304,11 +304,9 @@ struct ShregmapWorker
// so that it can be identified as another chain // so that it can be identified as another chain
// (omitting this common flop) // (omitting this common flop)
// Link: https://github.com/YosysHQ/yosys/pull/1085 // Link: https://github.com/YosysHQ/yosys/pull/1085
// NB: This relies on us not updating sigmap with this
// alias otherwise it would think they are the same
// wire
Wire *wire = module->addWire(NEW_ID); Wire *wire = module->addWire(NEW_ID);
module->connect(wire, d_bit); module->connect(wire, d_bit);
sigmap.add(wire, d_bit);
sigbit_chain_next.insert(std::make_pair(wire, cell)); sigbit_chain_next.insert(std::make_pair(wire, cell));
} }