riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Changed from "and" to "&&"

This commit is contained in:
William Speirs 2014-10-14 17:15:35 -04:00 committed by Clifford Wolf
parent 9ee3a4b94f
commit e5b8390f44
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/fsm/fsm_opt.cc
View File

@ -342,7 +342,7 @@ struct FsmOptPass : public Pass {
for (auto &mod_it : design->modules_) { for (auto &mod_it : design->modules_) {
if (design->selected(mod_it.second)) if (design->selected(mod_it.second))
for (auto &cell_it : mod_it.second->cells_) for (auto &cell_it : mod_it.second->cells_)
if (cell_it.second->type == "$fsm" and design->selected(mod_it.second, cell_it.second)) if (cell_it.second->type == "$fsm" && design->selected(mod_it.second, cell_it.second))
FsmData::optimize_fsm(cell_it.second, mod_it.second); FsmData::optimize_fsm(cell_it.second, mod_it.second);
} }
} }