riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Call muxpack and pmux2shiftx before cmp2lut

This commit is contained in:
Eddie Hung 2019-07-09 21:26:38 -07:00
parent c55530b901
commit e573d024a2
1 changed files with 12 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
techlibs/xilinx/synth_xilinx.cc
View File

@ -253,14 +253,6 @@ struct SynthXilinxPass : public ScriptPass
run("wreduce" + std::string(widemux > 0 ? " -keepdc" : "")); run("wreduce" + std::string(widemux > 0 ? " -keepdc" : ""));
run("peepopt"); run("peepopt");
run("opt_clean"); run("opt_clean");
run("techmap -map +/cmp2lut.v -D LUT_WIDTH=6");
run("alumacc");
run("share");
run("opt");
run("fsm");
run("opt -fast");
run("memory -nomap");
run("opt_clean");
if (widemux > 0 || help_mode) if (widemux > 0 || help_mode)
run("muxpack", " ('-widemux' only)"); run("muxpack", " ('-widemux' only)");
@ -269,8 +261,19 @@ struct SynthXilinxPass : public ScriptPass
// cells for identifying variable-length shift registers, // cells for identifying variable-length shift registers,
// so attempt to convert $pmux-es to the former // so attempt to convert $pmux-es to the former
// Also: wide multiplexer inference benefits from this too // Also: wide multiplexer inference benefits from this too
if (!(nosrl && widemux == 0) || help_mode) if (!(nosrl && widemux == 0) || help_mode) {
run("pmux2shiftx", "(skip if '-nosrl' and '-widemux=0')"); run("pmux2shiftx", "(skip if '-nosrl' and '-widemux=0')");
run("clean", " (skip if '-nosrl' and '-widemux=0')");
}
run("techmap -map +/cmp2lut.v -D LUT_WIDTH=6");
run("alumacc");
run("share");
run("opt");
run("fsm");
run("opt -fast");
run("memory -nomap");
run("opt_clean");
} }
if (check_label("bram", "(skip if '-nobram')")) { if (check_label("bram", "(skip if '-nobram')")) {