riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed wrong declaration in Verilog backend

This commit is contained in:
dh73 2017-10-01 11:11:32 -05:00
parent cbaba62401
commit e480847753
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
backends/verilog/verilog_backend.cc
View File

@ -175,7 +175,7 @@ void dump_const(std::ostream &f, const RTLIL::Const &data, int width = -1, int o
if (set_signed && val < 0)
f << stringf("-32'sd%u", -val);
else {
if(!nobasenradix)
if(nobasenradix)
f << stringf("%u", val); // There's no signed parameter on megawizard IP
else
f << stringf("32'%sd%u", set_signed ? "s" : "", val);
@ -1585,8 +1585,8 @@ struct VerilogBackend : public Backend {
continue;
}
if (arg == "-nobasenradix") {
defparam = true;
continue;
nobasenradix = true;
continue;
}
if (arg == "-blackboxes") {
blackboxes = true;