riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixes in cmos_cells.v

This commit is contained in:
Clifford Wolf 2015-03-25 09:00:41 +01:00
parent 68bbb15214
commit e468d4cc60
1 changed files with 12 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
techlibs/cmos/cmos_cells.v
View File

@ -1,17 +1,26 @@
module BUF(A, Y);
input A;
output Y;
assign Y = A;
endmodule
module NOT(A, Y);
input A;
output Y = ~A;
output Y;
assign Y = ~A;
endmodule
module NAND(A, B, Y);
input A, B;
output Y = ~(A & B);
output Y;
assign Y = ~(A & B);
endmodule
module NOR(A, B, Y);
input A, B;
output Y = ~(A | B);
output Y;
assign Y = ~(A | B);
endmodule
module DFF(C, D, Q);