mirror of https://github.com/YosysHQ/yosys.git
Make all operands signed
This commit is contained in:
parent
58e63feae1
commit
e3f8e59f18
|
@ -1,4 +1,4 @@
|
|||
module \$__MUL25X18 (input [24:0] A, input [17:0] B, output [42:0] Y);
|
||||
module \$__MUL25X18 (input signed [24:0] A, input signed [17:0] B, output signed [42:0] Y);
|
||||
wire [47:0] P_48;
|
||||
DSP48E1 #(
|
||||
// Disable all registers
|
||||
|
|
Loading…
Reference in New Issue