riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

abc9_ops: -prep_dff_map to warn if no specify cells

This commit is contained in:
Eddie Hung 2020-04-14 07:49:55 -07:00
parent 23c53a6bdd
commit e38b1280f9
1 changed files with 12 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
passes/techmap/abc9_ops.cc
View File

@ -206,13 +206,18 @@ void prep_dff_map(RTLIL::Design *design)
D = w;
}
// Rewrite $specify cells that end with $_DFF_[NP]_.Q
// to $_DFF_[NP]_.D since it will be moved into
// the submodule
for (auto cell : specify_cells) {
auto DST = cell->getPort(ID::DST);
DST.replace(Q, D);
cell->setPort(ID::DST, DST);
if (GetSize(specify_cells) == 0) {
log_warning("Module '%s' marked (* abc9_flop *) contains no specify timing information.\n", log_id(module));
}
else {
// Rewrite $specify cells that end with $_DFF_[NP]_.Q
// to $_DFF_[NP]_.D since it will be moved into
// the submodule
for (auto cell : specify_cells) {
auto DST = cell->getPort(ID::DST);
DST.replace(Q, D);
cell->setPort(ID::DST, DST);
}
}
continue_outer_loop: ;
}