riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Oops

This commit is contained in:
Eddie Hung 2019-11-19 13:25:38 -08:00
parent 84711f0e8c
commit e2819ce31c
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
frontends/verific/verific.cc
View File

@ -2397,7 +2397,7 @@ struct VerificPass : public Pass {
else
{
if (argidx == GetSize(args))
cmd_error(arg, argidx, "No top module specified.\n");
cmd_error(args, argidx, "No top module specified.\n");
Array veri_modules, vhdl_units;
for (; argidx < GetSize(args); argidx++)