riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added SIMLIB_NOSR to simlib.v

This commit is contained in:
Clifford Wolf 2014-04-02 21:06:55 +02:00
parent d4a1b0af5b
commit e24797add0
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
techlibs/common/simlib.v
View File

@ -977,6 +977,7 @@ end
endmodule
// --------------------------------------------------------
`ifndef SIMLIB_NOSR
module \$sr (SET, CLR, Q);
@ -1003,6 +1004,7 @@ endgenerate
endmodule
`endif
// --------------------------------------------------------
module \$dff (CLK, D, Q);
@ -1022,6 +1024,7 @@ end
endmodule
// --------------------------------------------------------
`ifndef SIMLIB_NOSR
module \$dffsr (CLK, SET, CLR, D, Q);
@ -1053,6 +1056,7 @@ endgenerate
endmodule
`endif
// --------------------------------------------------------
module \$adff (CLK, ARST, D, Q);
@ -1096,6 +1100,7 @@ end
endmodule
// --------------------------------------------------------
`ifndef SIMLIB_NOSR
module \$dlatchsr (EN, SET, CLR, D, Q);
@ -1127,6 +1132,7 @@ endgenerate
endmodule
`endif
// --------------------------------------------------------
module \$fsm (CLK, ARST, CTRL_IN, CTRL_OUT);