riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update sim help message.

This commit is contained in:
Miodrag Milanovic 2022-03-16 07:55:57 +01:00
parent 66914b6eb3
commit e217e3017a
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
passes/sat/sim.cc
View File

@ -1811,7 +1811,8 @@ struct SimPass : public Pass {
log(" writeback mode: use final simulation state as new init state\n");
log("\n");
log(" -r\n");
log(" read simulation results file (file formats supported: FST)\n");
log(" read simulation results file (file formats supported: FST, VCD, AIW and WIT)\n");
log(" VCD support requires vcd2fst external tool to be present\n");
log("\n");
log(" -map <filename>\n");
log(" read file with port and latch symbols, needed for AIGER witness input\n");