riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

abc9_ops: -prep_delays to not insert delay box if input connection is const

This commit is contained in:
Eddie Hung 2020-04-21 12:32:30 -07:00
parent 8b5fb99245
commit e2044fd9c7
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/techmap/abc9_ops.cc
View File

@ -804,6 +804,8 @@ void prep_delays(RTLIL::Design *design, bool dff_mode)
log_id(conn.first), log_id(cell->name), log_id(cell->type), log_id(module->name));
if (!port_wire->port_input)
continue;
if (conn.second.is_fully_const())
continue;
SigSpec O = module->addWire(NEW_ID, GetSize(conn.second));
for (int i = 0; i < GetSize(conn.second); i++) {