riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

take skip wire bits into account

This commit is contained in:
Miodrag Milanovic 2020-01-01 16:13:14 +01:00
parent 22fe931c86
commit e0c879684f
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
passes/techmap/iopadmap.cc
View File

@ -234,6 +234,9 @@ struct IopadmapPass : public Pass {
SigBit wire_bit(wire, i); SigBit wire_bit(wire, i);
Cell *tbuf_cell = nullptr; Cell *tbuf_cell = nullptr;
if (skip_wire_bits.count(wire_bit))
continue;
if (tbuf_bits.count(wire_bit)) if (tbuf_bits.count(wire_bit))
tbuf_cell = tbuf_bits.at(wire_bit); tbuf_cell = tbuf_bits.at(wire_bit);