riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

ecp5: Add ECLKSYNCB blackbox 

Signed-off-by: David Shah <dave@ds0.me>
This commit is contained in:
David Shah 2019-02-13 11:23:25 +00:00
parent 7913baedd8
commit e0bc190879
1 changed files with 7 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
techlibs/ecp5/cells_bb.v
View File

@ -272,7 +272,6 @@ module TSHX2DQSA(
parameter REGSET = "SET";
endmodule
(* blackbox *)
module DQSBUFM(
input DQSI, READ1, READ0, READCLKSEL2, READCLKSEL1, READCLKSEL0, DDRDEL,
@ -300,6 +299,13 @@ module CLKDIVF(
parameter DIV = "2.0";
endmodule
(* blackbox *)
module ECLKSYNCB(
input ECLKI, STOP,
output ECLKO
);
endmodule
(* blackbox *)
module DCCA(
input CLKI, CE,