riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add -tech xilinx_static

This commit is contained in:
Eddie Hung 2019-06-05 11:14:14 -07:00
parent e1e37db860
commit dfe9d95579
1 changed files with 13 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
passes/techmap/shregmap.cc
View File

@ -716,7 +716,7 @@ struct ShregmapPass : public Pass {
opts.zinit = true;
opts.tech = new ShregmapTechGreenpak4;
}
else if (tech == "xilinx_dynamic") {
else if (tech == "xilinx_static" || tech == "xilinx_dynamic") {
opts.init = true;
opts.ffcells["$_DFF_P_"] = make_pair(IdString("\\D"), IdString("\\Q"));
opts.ffcells["$_DFF_N_"] = make_pair(IdString("\\D"), IdString("\\Q"));
@ -724,7 +724,18 @@ struct ShregmapPass : public Pass {
opts.ffcells["$_DFFE_PN_"] = make_pair(IdString("\\D"), IdString("\\Q"));
opts.ffcells["$_DFFE_NP_"] = make_pair(IdString("\\D"), IdString("\\Q"));
opts.ffcells["$_DFFE_NN_"] = make_pair(IdString("\\D"), IdString("\\Q"));
opts.tech = new ShregmapTechXilinx7Dynamic(opts);
opts.ffcells["FDRE"] = make_pair(IdString("\\D"), IdString("\\Q"));
opts.ffcells["FDRE_1"] = make_pair(IdString("\\D"), IdString("\\Q"));
opts.ffcells["FDSE"] = make_pair(IdString("\\D"), IdString("\\Q"));
opts.ffcells["FDSE_1"] = make_pair(IdString("\\D"), IdString("\\Q"));
opts.ffcells["FDCE"] = make_pair(IdString("\\D"), IdString("\\Q"));
opts.ffcells["FDCE_1"] = make_pair(IdString("\\D"), IdString("\\Q"));
opts.ffcells["FDPE"] = make_pair(IdString("\\D"), IdString("\\Q"));
opts.ffcells["FDPE_1"] = make_pair(IdString("\\D"), IdString("\\Q"));
if (tech == "xilinx_static")
opts.tech = new ShregmapTechXilinx7Dynamic(opts);
else if (tech == "xilinx_dynamic")
opts.tech = new ShregmapTechXilinx7Dynamic(opts);
} else {
argidx--;
break;